# ememory

A Leading Logic NVM Company

September, 2015

#### **IPR Notice**

All rights, titles and interests contained in this information, texts, images, figures, tables or other files herein, including, but not limited to, its ownership and the intellectual property rights, are reserved to eMemory. This information may contain privileged and confidential information. Some contents in this information can be found in Logic Non-Volatile Memory (The NVM solutions from eMemory), published in 2014. Any and all information provided herein shall not be disclosed, copied, distributed, reproduced or used in whole or in part without prior written permission of eMemory Technology Inc.

eMemory, NeoBit, NeoFlash, NeoEE, NeoMTP and NeoFuse are all trademarks and/or service marks of eMemory in Taiwan and/or in other countries.

### **Cautionary Statement**


This presentation contains forward-looking statements, which are subject to risk factors associated with semiconductor and intellectual property business. It is believed that the expectations reflected in these statements are reasonable. But they may be affected by a variety of variables, many of which are beyond our control. These variables could cause actual results or trends to differ materially and include, but are not limited to : wafer price fluctuation, actual demand, rapid technology change, delays or failures of customers' tape outs into wafer production, our ability to negotiate, monitor and enforce agreements for the determination and payment of royalties, any bug or fault in our technology which leads to significant damage to our technology and reputation, actual or potential litigation, semiconductor industry cycle and general economic conditions. Except as required by law, eMemory undertakes no obligation to update or revise any forward-looking statements, whether as a result of new information, future events, or otherwise.

#### **Outline**

- Business Model
- Review of Operations
- Growth Opportunity and Future Outlook
- Q & A




### **Nonvolatile Memory Classifications**



Confidential

### What's Logic Non-Volatile Memory (NVM)

#### Embedded NVM = LOGIC + 10 Masks



30% more cost reduction


Embedded LOGIC NVM = LOGIC




# **Embedded NVM Technologies**

	ROM	eFuse (OTP)	Antifuse (OTP)	CMOS Floating Gate (OTP)	CMOS Floating Gate (MTP)	Embedded Flash
Cell Structure	Transistor	Poly Fuse	Antifuse	Floating Gate	Floating Gate	Floating Gate
Standard CMOS Compatible	Yes	Yes	Yes	Yes	Yes	No
Bitcell Area	<1	50	1	2	4	1
Endurance	No	No	< 10	< 10	10K-100K	100-1000K
Density	4Kb-1Mb	256bit-4Kb	16bit-1Mb	16Kb-1Mb	1Kb-2M	64Kb-4Mb
Security	Low	Low	High	High	High	High
Additional Steps	None	None	None	None	None	+10 Mask


# **Considerations for IP Adoption**




### **Inside Nonvolatile Memory IP**



### What We Have Done



# **Crossing the Chasm**





#### **Business Model**

- Founded in 2000. First customer engaged in 2002. Achieved profitability in 2005 and IPO in 2011. The largest logic non-volatile memory IP company, 223 employees (152 R&D)\*.
- Since its IPO, the company initiated no new fund raising or bank debt, and has distributed in excess of 100% of earnings in cash dividends.
- Growth Indices: 1) No. of on-going technology platforms
  - 2) No. of design licenses
  - 3) Royalty

Upfront Licensing Fee =Technology and Design License



Note\*: As of Aug. 31, 2015

mass production of customer wafers

#### **Worldwide Customers**



	Taiwan	China	Korea	Japan	North America	Europe	Others
Foundry	5	6	3	2	1	1	1
IDM	0	0	0	8	2	1	0
Fabless	237	351	51	36	181	94	40


































### **Patent Portfolio**


	1Q15	2Q15	Diff.
Pending	175	181	+6
Issued	278	287	+9
Total	453	468	+15



### **Quarterly Revenue Pattern**

• The quarterly royalty from most of foundries are collected at first month of each quarter and from some other foundries are collected at second month, and none at third month.

**Unit: NTD Thousands** 



#### **Outline**

- Business Model
- Review of Operations
- Growth Opportunity and Future Outlook
- Q & A

### 2Q Revenue Breakdown

#### **Unit: NTD thousands**

	Q215	Q115	% change	Q214	% change	2015H1	2014H1	% change
Licensing	95,982	64,056	49.84%	57,198	67.81%	160,038	132,243	21.02%
Royalty	184,343	194,546	-5.24%	167,731	9.90%	378,889	338,746	11.85%
Total	280,325	258,602	8.40%	224,929	24.63%	538,927	470,989	14.42%

#### **Unit: Number of contracts**

		Q215	Q115	2014	2013
Technology Licenses		8	5	21	19
Design	NRE	17	21	82	51
Licenses	Usage	87	82	363	342

### **Financial Income Statement**


(Unit: NTD thousands)	Q215	Q115	% change	Q214	% change
Revenue	280,325	258,602	8.40%	224,929	24.63%
Gross Margin	100%	100%	-	100%	-
Operating Expenses	141,435	128,976	9.66%	129,406	9.30%
Operating Margin	49.5%	50.1%	-0.6ppts	42.5%	+7.0ppts
Net Income	130,297	114,423	13.87%	82,385	58.16%
Net Margin	46.5%	44.2%	+2.3ppts	36.6%	+9.9ppts
EPS (Unit: NTD)	1.72	1.51	13.91%	1.09	57.80%
ROE	30.9%	24.8%	+6.1ppts	20.5%	+10.4ppts

### **Technology License**

**Unit: Number of contract** 

Year	2013	2014	2015H1
License number	19	21	13

Note: The terms (including number of process platforms and licensing fees) for each technology license are set contractually. Payments are made according to set milestones, and there are no particular seasonal factors involved.



### **Current Technology Development Platforms**

- Total (As of Jun.) : 80\*
- 20 for NeoBit, 26 for NeoFuse, 20 for NeoEE, and
   14 for NeoMTP.

	16nm	28nm	40nm	55/65nm	80/90nm	0.11~ 0.13um	0.15~ 0.18um	>0.25 um	Total
NeoBit	ı	•	ı	-	-	6	12	2	20
NeoFuse	1	7	4	8	1	3	2	-	26
NeoFlash	•	-	-	-	-	1	1	1	-
NeoEE	•	-	2	-	1	6	10	1	20
NeoMTP	ı	-	1	1	2	3	7	ı	14

Note\*: 6 platforms qualified in 2Q; 8 platforms kicked off in 2Q

#### **Current Technology Development Platforms**


12" Fabs	Production	Development	NVM Type	Process Type
16nm	0	1	ОТР	FF+
28nm	3	7	ОТР	LP/HPM, HLP/HPM, LPS
40nm	2	7	OTP, MTP	HV-DDI, LP
55/65nm	10	9	OTP, MTP, Flash	LP, HV-DDI, HV-OLED, DRAM, CIS
80/90nm	5	4	OTP, MTP	HV-DDI, HV-OLED, LP
0.13/0.11um	6	3	OTP, Flash	HV-DDI, BCD, Generic
0.18um	1	0	ОТР	BCD

8" Fabs	Development	NVM Type	Process Type
0.13/0.11um	15	OTP, MTP, Flash	HV-DDI, BCD, LP, RF, CIS, LL
0.18/0.16/0.152um	31	OTP, MTP	Generic, LP, LL, MR, HV, Green, BCD
0.25um	2	OTP, MTP	BCD
0.35um	1	ОТР	UHV

\*As of Jun. 30, 2015

# Quarterly Design Licensing (New Tape Out)


- Total 207 NTO as of H1 2015 ( 445 @2014 393 @2013, 303 @2012, 258 @2011)



Usage: Usage of pre-qualified and verified IP (charged by per product tape out or annual package), the cycle time from design implementation to royalty payments for mass production is faster, typically less than one year.

NRE: NRE covers the customization of IP that must undergo new verification or qualification. It typically requires 1 to 1.5 years before resulting in royalty revenue.

### **Cumulative Licenses Drive Future Royalties**




note 1: Due to the 2009 recession, royalty income was down annually 1.5%.

note 2: Pre-payment of royalty fees by a single customer contributed to 2010 annual growth of 67%, causing a drop of 6.3% in the following year, 2011.

note 3: CAGR for 2009-2013 was 30%.

### **Wafer Production Volume**



embedded eMemory IP in T Company (\$revenue); \* % of Process node in T company total revenue in Q215

	Process node	*% of T	Q215	Q115	2014	2013
8"	0.25/0.35	4%	34.4%	32.1%	30.5%	27.3%
	0.15/0.18	13%	8.9%	8%	11.9%	10.7%
	0.11/0.13	3%	17.0%	20.5%	20.8%	19.1%
12"	90nm	7%	19.2%	18.2%	16.3%	4.8%
	65nm	11%	0.4%	0.3%	0%	0%
	40/45nm	14%	0%	0%	0%	0%
	28nm	27%	0.01%	0%	0%	0%
	20nm	20%	0%	0%	0%	0%
8"		21%	14.5%	14.1%	15.6%	14.2%
12"		79%	1.8%	1.5%	1.4%	0.69%
Total		100%	4.5%	4.1%	4.5%	4.1%

#### **Outline**

- Business Model
- Review of Operations
- Growth Opportunity and Future Outlook
- Q & A



### eMemory's NVM Technologies

- Logic NVM portfolio offers one-stop-shop solution.
  - Compatible to any process
- Competitive macro sizes

> Robust structure


> Easy integration

> Low process cost


> Easy porting

eMemory's NVM	0	ГР		MTP	
Technology	NeoBit	NeoFuse	NeoFlash	NeoEE	NeoMTP
Product Type	ОТР	ОТР	Flash	EEPROM	MTP
Endurance (Cycles)	10	10	1K~10K	10K~100K	1K~10K
Additional Mask Steps	0	0	2-3	0	0
Technology	Floating gate	Anti-Fuse	SONOS	Floating gate	Floating gate
Scalability	Simple	Simple	Simple	Simple	Simple
Memory Density	HD < 512Kb GHD < 16Mb	< 4Mb	< 2Mb	< 4Kb	< 512Kb

**Applications by Technology** 




### **Opportunity at all Price Points**



Note: 2.2 million 8" equivalent wafers with eMemory IP were shipped in 2013. (~5% of WW foundry shipment)

### eMemory IP in Smart Phone



# Benefits from Using eMemory IPs

#### **Design-in for**

- 1. Trimming
- 2. Parameter Setting
- 3. Code Storage
- 4. Identification Setting
- 5. Encryption


**NVM IP** 

6. Function Selection

**IC Design** 

#### Package/FT level

- 1. Trim: SPEC shift
- 2. Parameter Setting : cross chip optimization
- 3. Identification Setting: manufacturer resume
- 4. Function Selection : setting for target market



#### **System Assembling**

- 1. Parameter Setting: cross chip optimization
- 2. Code Storage: F/W code modification
- 3. Identification Setting: manufacturer resume
- 4. Encryption : Security algorithm or key storage

**System** 

2. Parameter Setting: default value


3. Code Storage: default F/W code


### **Invisibility for Security**


- Provide "Invisible Hardware Key" for invisible storage
- Prevent reverse-engineering to detect content of security key
- Protect firmware and hardware of ICs from pirating
- Extend & protect customer's business

eFuse Key: Data is easily observed

Invisible Hardware Key: Data is hard to be detected










# **Security & Protection**

#### **Authorized Product**





reverse copy

re-produce

without protection







reverse copy

re-produce

with protection


Security IP/Code by **Authorized Use** 

Can NOT Work w/o Security IP/Code







### Security with eMemory IPs




#### **NVM IP Demand in IoT**



### **Autotronics with eMemory IPs**




# Imager Module with eMemory IPs



#### **Advanced LCD Driver ICs**


Process Technology: 0.11um HV/80nm HV/55nm HV



Density	Endurance	NVM Type	Purpose	NVM Usage
	Code		Trimming	1. Accuracy enhancement
		Trillining	2. Mismatch cancellation	
2K8~4K8		ОТР	OTP Code Storage	1. Gamma Correction Table
				2. Timing Control Pattern
				3. Color Engine Enhancement


# Power Management ICs for Baseband and Application Processor

Process Technology: Advanced 0.25um BCD/ 0.18um BCD/ 0.13um BCD Mature 0.18um/0.16um/0.152um Logic



#### **Touch Panel Controller ICs**

Process Technology: 0.16um HV/0.11um G




#### In-Cell Touch Panel Controllers ICs

Process Technology: 0.11um HV/80nm HV/55nm HV









Density	Endurance	NVM Type	Purpose	NVM Usage
	1 OTP	OTP	Trimming	Accuracy
2K8~4K8		OIP	Code Storage	Gamma Table
16K8~32K8	<1000	MTP	Code Storage	Touch F/W Code
			Parameter setting	Performance
			arameter setting	Optimization

# **CMOS Image Sensor**

**Process Technology: 0.11um CIS/90nm CIS/65nm CIS** 







Density	Endurance	<b>NVM Type</b>	Purpose	NVM Usage
2Kb~4Kb 1	1	ОТР	Identification Setting	Product Code
	1		Parameter Setting	Start-up Initial Setting
32K8	1	OTP/ROM	Code Storage	<b>Boot Load</b>

#### **MEMS**


#### 180/160/15x nm HV/Logic for MEMS Controller





Density	NVM Type	Purpose	NVM Usage
2Kb~4Kb	b~4Kb OTP	Trimming	Factory trimming
		Parameter Setting	Signal filtering
	Code Storage	Geometric computation	

# Replacement of Embedded Flash for Competitiveness Improvement




product design & manufacturing by embedded Flash Logic Process + 10 Masks

30% more cost reduction

wafer cost & testing time

product design & manufacturing by Embedded Logic NVM (OTP/MTP) Logic Process

### **MCU Applications with EEPROM**



#### NeoBit + NeoEE

Hybrid NVM solution (NeoBit + NeoEE) with customized SPEC & optimized size



- One single IP by integration of NeoBit & NeoEE
- Help for system size reduction



# Wafer Demand by IC Type

IC Type	Equ. to 8-inch wafer (K)	
AP	4964	
PMU	4756	
CIS sensor	4226	
Fingerprint	4000	
Smart card controller	3000	
Base Band	2935	
LCD driver ( with TCON)	2013	
Gauge IC	627	
Touch panel controller (C)	556	
Connectivity	395	
STB controller	335	
TV controller	327	
Wifi controller	245	
LED driver	243	
DC-DC/AC-DC	176	
Accelerator sensor controller	124	
Light snesor	121	
Bluetooth controller	121	
Gyroscope sensor controller	104	
TAG IC	76	
DVD controller	67	
MCU (8bits, LV/3.3V)	56	
MCU (8bits, LV/3.3V)	56	
P-Gamma	52	
MCU (8bits, pure 5V)	51	
NB CAM controller	42	
Pressure sensor controller	20	
Touch pad controller	18	
PC CAM controller	15	
Touch panel controller (R)	5	
TCON (w/o driver)	4	

2014.8.29 updated



### **Outlook for 3Q and Beyond**

- Applications in major smart phone customer continue their momentum and expand to wearable devices.
- PMICs in Chinese smart phone continue to increase production and expand to new power management applications, such as fast charger and wireless charger.
- TDDI and 55nm LCD Drivers start to ramp up.
- Applications in STB, Fingerprints, and CIS will ramp up in 2H of 2015.
- Due to security requirement and yield issue, replacement of efuse by NeoFuse is accelerating in the advanced process nodes.
- Co-work with leading foundry and European auto-electronic customers to provide automotive grade IP.

#### **Key Growth Drivers**

# Growth in value per mobile devices

More chip applications per smartphone/tablet product.

# **Growth into more** markets

- From consumer electronics and mobile devices to wearable devices.
- Adding new NVM product lines further enable more product applications.

# Growth in more advanced technology

• Higher royalty per wafer is contributed from more advanced technology nodes.

#### IoT great era

• Embedded Logic NVM will be a must.

# Q & A

# ememory

**Embedded Wisely, Embedded Widely**